Abstract-The design and development of analog/mixed-signal (AMS) integrated circuits (ICs) is becoming increasingly expensive, complex, and lengthy. Rapid prototyping and emulation of analog ICs will be significant in the design and testing of complex analog systems. A new approach, Programmable ANalog Device Array (PANDA) that maps any AMS design problem to a transistor-level programmable hardware, is proposed. This approach enables fast system level validation and a reduction in post-silicon bugs, minimizing design risk and cost. The unique features of the approach include: 1) transistor-level programmability that emulates each transistor behavior in an analog design, achieving very fine granularity of reconfiguration; 2) programmable switches that are treated as a design component during analog transistor emulating, and optimized with the reconfiguration matrix; and 3) compensation of ac performance degradation through boosting the bias current. Based on these principles, a digitally controlled PANDA platform is designed at 45 nm node that can map AMS modules across 22-90 nm technology nodes. A systematic emulation approach to map any analog transistor to 45 nm PANDA cell is proposed, which achieves transistor level matching accuracy of less than 5% for and less than 10% for and . Circuit level analog metrics of a voltage-controlled oscillator (VCO) emulated by PANDA, match to those of the original designs in 22 and 90 nm nodes with less than a 5% error. Several other 90 and 22 nm analog blocks are successfully emulated by the 45 nm PANDA platform, including a folded-cascode operational amplifier and a sample-and-hold module (S/H).
I. INTRODUCTION
T HE scaling of CMOS technology has provided tremendous opportunities in integrated circuit design, enabling integration capacity of billions of transistors [1] . The motivation for significant research in the design of power efficient signal processing systems has stemmed from the growing demand for complex information processing on portable devices.
One method to achieve such low power designs has been to utilize analog signal processing, analog-to-digital converter (ADC) and the digital signal processing (DSP) core in the same system-on-chip (SOC). However, the performance of the analog device will continue to degrade with ongoing device scaling, especially the intrinsic gain of a single transistor [2] , [3] . Reduced headroom (around 1 V), makes several gain and impedance enhancement techniques such as cascoding impractical. Overall, development of analog and mixed-signal integrated circuits (AMS ICs) in deep sub-micron processes has become increasingly expensive, complex, and lengthy [1] . By leveraging a programmable analog platform, similar to a digital field programmable gate array (FPGA), it becomes possible for analog designers to attain the benefits of rapid prototyping, hardware emulation, and smooth migration to advanced technology nodes [4] - [6] .
To retain such rapid-prototyping capability and flexibility of FPGAs, previous commercial and academic efforts focused on an analog counterpart of the FPGA, namely field programmable analog arrays (FPAAs) [7] . Typical building blocks in an FPAA range from analog macros, such as switched capacitor circuits [8] , [9] , operational amplifiers and transconductance amplifiers [10] , [11] , to mega-modules like ADCs, DACs, track and hold circuits [2] . In certain applications, floating-gate transistors were used as reconfiguration switches for the FPAA [12] - [14] . However, limited by the type and number of these primitives, FPAAs still do not have sufficient functionality and versatility for large-scale analog applications. Their performance is further degraded by low implementation density and high interconnect parasitics [10] , [11] , [14] , [15] .
In this paper, a technique for transistor-level programmable analog design, named Programmable ANalog Device Array (PANDA) is proposed [16] . It enables device and circuit level optimization for various design choices through benchmarking representative AMS modules, and aims to demonstrate the potential of the new analog platform. It also achieves transistor-level fine-granularity emulating and tuning flexibility in hardware, which is limited in a conventional field-programmable-analog-array (FPAA) or other analog reconfigurable approaches [17] . Moreover, the interest of this methodology for hardware emulation lies in the speed-up of the validation of AMS ICs, with lots of analog circuits and digital circuits interconnected with feedback and feed-forward loops, whose simulation would be cumbersome and lengthy. With the degradation of transistor analog performance in advanced technology nodes, more and more digitally assisted analog approaches are used. Due to the complexity of these algorithms, considerable simulation time is needed for their validation. Hence PANDA would assist designers in fast validation of AMS ICs; thereby help gain confidence and reduce design iterations in the expensive advanced nodes.
The feasibility and versatility of the transistor-level PANDA platform are demonstrated through backward-emulation (BE), where a network of scaled transistors is constructed to reproduce the analog behavior of a single longer-channel device (e.g., 45 nm PANDA emulating 90 nm design) and forward-emulation (FE), where longer-channel devices are employed to emulate AMS design at a more advanced node (e.g., 45 nm PANDA emulating 22 nm design). A common 45 nm PANDA platform developed for both FE and BE is presented in this paper. While PANDA BE helps fast prototyping of design at mature node, PANDA FE is critical to reduce the design risk associated with scaled devices and improve pre-silicon design confidence.
The rest of the paper is organized as follows. Section II focuses on the architecture of the transistor-level PANDA platform. Section III focuses on the principles of reconfigurability and explains the details of a transistor-level PANDA cell design. Section IV explains managing routing and switching parasitics and automatic cell sizing methodology. In Section V, several benchmarks circuits, including the operational amplifier (OP-amp), sample and hold (S/H) modules, and voltage-controlled oscillator (VCO) are used to demonstrate the methodology at both 22 nm and 90 nm nodes. Initial benchmark results illustrate the promises and opportunities of the proposed PANDA platform.
II. PROGRAMMABLE ANALOG DEVICE ARRAY Fig. 1 illustrates the basic structure of the proposed PANDA platform. Similar to a digital FPGA, it consists of programmable blocks of the device array, which emulates the behavior of an analog device, and switches [shown in Fig. 1(a) ]. Key features in this platform include programmable cell and switches ( Fig. 1(b) ).
• Programmable PANDA Cell: Distinguished from a digital logic design, the transistor is the fundamental building block in an analog design, requiring precise adjustment of its operating conditions. Therefore, the successful emulation of each transistor behavior in an analog design is the key to reproducing the system performance. In this paper, an array of scaled digital transistors is introduced to achieve this goal. Such an array is able to emulate the important metrics of a single analog transistor at the same bias condition, such as transconductance and output resistance .
• Programmable Switches: Similar to digital FPGAs, transmission gate based switches are required to reconnect PANDA cells, depending on the topology of the analog circuit. To avoid their impact on analog performance, the synthesis of switches will be integrated into the cell reconfiguration, and their impact will be compensated during the sizing of PANDA cells.
• Parasitics Reduction: One of the limitations of traditional FPAAs is high parasitics from switches in the signal path. The additional resistance and capacitance dramatically lower the small signal bandwidth of the system. The proposed solution leverages the aggressive scaling of CMOS transistors, which significantly reduces the parasitics, and reproduces the ac behavior across technology nodes. These merits are demonstrated through the emulating of multiple high speed benchmarks circuits, including the operational amplifier, VCO, and S/H modules.
III. PRINCIPLES OF TRANSISTOR-LEVEL ANALOG RECONFIGURABILITY
Transistor-level optimization, such as biasing and sizing is the fundamental step of an analog design procedure. To successfully map any analog circuit to a target platform, it is essential to emulate the desired behavior of each analog transistor and to achieve very fine granularity of reconfiguration. This section discusses the principles and design of a PANDA cell in order to find a simple, physical, and generic solution.
A. Analog Properties in Scaling
Achieving a good balance among various performance metrics is one of the fundamental challenges in analog design. While such tradeoffs are complex, they can be linked to fundamental attributes of transistors [18] . Some important analog attributes include the bias current , transconductance , and output impedance . A detailed understanding of these device-level effects, as well as their scaling trend, provides a useful insight into analog circuit construction. Based on first-order short-channel MOSFET models [19] , these analog increase at smaller technology nodes and degrades mainly due to stronger DIBL effect.
properties can be described using the following equations for a short-channel device in the saturation region: (1) where is the saturation velocity, is the gate capacitance, is the long-channel threshold voltage , and is the drain-induced barrier lowering (DIBL) coefficient, which significantly influences the output impedance. The small signal parameters and can be represented by Fig. 2 illustrates the trends of these properties, using the Predictive Technology Model [20] . Under constant bias voltages and transistor width, and increase at smaller technology nodes, because of thinner gate dielectric and faster carrier transport. On the other side, degrades with device scaling mainly due to stronger drain-induced barrier lowering (DIBL) effect. These observations match the model prediction in (1)-(3), helping to guide the construction of a PANDA cell, as presented in the next section.
B. PANDA Cell Topology and Sizing Strategy
The foundation of the PANDA platform is a programmable cell, which consists of transistor stacks, parallel branches and if needed, a pre-amplifier (pre-amp) as shown in Fig. 3(b) . The platform maps the analog properties of both backward-emulation (BE) and forward-emulation (FE). As shown in Fig. 2 , the focus is to boost the transconductance for FE and decrease it for BE. Such a cell should be generic to handle various analog conditions and it should also be area-efficient to minimize the parasitics. The cell construction is based on device physics so that the accuracy and scalability will be guaranteed. Fig. 3 (b) presents such a transistor-level solution for analog mapping. Three digital transistors are employed in this structure, based on the consideration of MOSFET scaling properties: • T1: T1 is the primary transistor in the cell to match the analog properties of the original transistor.
• T2: T2 is added in series to T1. It has the same gate bias as that of T1 and operates in the linear region. • T3: T3, which is gate biased at , is added in parallel to T2 in order to better control the source end of T1. Based on the requirement of and , T3 can be connected to the cell or bypassed [ Fig. 3(b) ].
• Pre-amplifier: A pre-amplifier is an essential unit in the cell for the purpose of boosting if required (i.e., FE). Its design principle is explained in the next section. Based on the requirement of , the pre-amplifier can be connected to the cell or bypassed [ Fig. 3(b) ]. Several critical analog transistor properties, such as , , and , can be matched by tuning the transistor size in this parallel-series network. To achieve uniformity within each cell, all devices have the same gate length and . An NMOS transistor is mapped to an NMOS only cell, and a PMOS only cell is used to map a PMOS transistor. Since analog design usually involves multiple gate lengths and values in practice, PANDA offers a couple of gate lengths and two values, which are applied to all transistors in a cell. This improves the flexibility and accuracy in the matching procedure. In order to match the analog properties of the original transistor, the sizes of T1, T2, and T3, which are defined , , and respectively, act as the tuning knobs during the matching process. Fig. 3(c) shows the equivalent circuit of the 3-transistor PANDA cell. As T2 and T3 operate in linear region, they can be considered as variable resistors whose resistance can be controlled by their widths and . The equivalent transconductance and output resistance of the PANDA Cell can be expressed in terms of the device parameters as follows. (4) where is the transconductance of T1 and are output resistance of T2 and T3, respectively. The combined device output impedance is defined by (5) Since , the output impedance can be approximated by (6) The parallel combination of T2 and T3 serves as source degeneration that reduces , but boosts by the degeneration factor, . Since and can be approximated as (7) the degeneration factor can be maximized when and are minimum, achieving the lowest and the strongest . The matching is an iterative process: initially, , as the size of the primary cell transistor, is adjusted to match ; then and are tuned for and matching. The iteration continues until the errors in all three metrics are small enough. Fig. 4 shows the matching ranges of and of a 45 nm PANDA cell compared against that of transistors across different technology nodes at the same bias current and voltages. The region of that can be achieved by a 45 nm PANDA cell for different and fixed bias current is shown in Fig. 4 (a). For small increases with increase in , but at sufficiently large is independent of which is evident from (4) . It shows that a 45 nm PANDA cell can achieve of transistors across 32 to 90 nm nodes; however, to match of advanced technology node transistors like 22 nm special boosting circuit is required. The region of achievable of a 45 nm PANDA cell for varying sizes at fixed bias current is shown in Fig. 4(b) . It can be observed that for small decreases with increase in but the dependence of on decreases as increases which is evident from (6). It illustrates that 45 nm PANDA cell can successfully emulate the of transistors across 22 to 90 nm technology nodes.
C. Design of Pre-Amplifier
In order to achieve higher transconductance associated with advanced node transistors (for FE), a pre-amplifier before the transistor is required. In designing of large-scale analog circuits, each cell size should be optimized for the area-efficiency. To achieve efficient area utilization, a two-stage amplifier is introduced as shown in Fig. 5 . The gate of PANDA cell needs to provide high impedance; otherwise after connecting to other PANDA cells, the dc bias conditions would be destroyed. The first stage (Stage 1), placed before the second stage (Stage 2), preserves dc bias conditions, which guarantees high input impedance for the pre-amplifier. This proposed five transistor structure maintains the simplicity and the functionality of the cell structure. While both stages are similar to structure of an inverter, Stage 1 uses a diode connected load for easy control of output dc voltage; Stage 2 adds a resistive path, M5, between its input and output nodes in order to control the gain and broaden the linearity range [21] . M2 and M4 are identical, while M1 and M3 are also identical enabling dc voltage control. Through the adjustment of the P/N ratio of each stage, the input and output nodes of both stages can be tuned to the same level as that of the gate voltage of original analog transistor (i.e., reaching the logic threshold of each inverter). Such a balance minimizes the dc current through M1, and maximizes the linearity range of the gain. Note that Stage 2, which has a dc path between the input and output node, is located after Stage 1.
The overall gain of the pre-amplifier is calculated as follows: since M3 is diode-connected, the gain of the first stage is given by and the second stage gain can be derived through the equivalent circuit model as shown in Fig. 5(b) . (8) where is the first stage output resistance . Since , it can be approximated as (9) Therefore, the total gain is (10) As shown in (10), the total gain of the pre-amp can be controlled by sizing M4 and M5 transistors. Fig. 6 illustrates the overall voltage transfer characteristics of the amplifier. While increasing the size of M5 ensures sufficient gain since the linearity can be obtained by increasing the size of M5. Fig. 7 shows the region of achievable by the PANDA cell with the inclusion of pre-amplifier compared against the of different technology transistors at the same bias conditions. As shown in Fig. 7 , with a pre-amplifier gain of 1.57, of 22 nm node transistors can be emulated by the PANDA cell. Thus, this simple structure is flexible to fit various requirements of boosting and gate bias control, but may limit the tuning range due to its non-linearity range.
Theoretically, forward and backward emulation of analog transistors is feasible across any number of technology generations, i.e., a 90 nm PANDA cell can emulate a 22 nm or 0.35 analog transistor. Since PANDA mapping is performed considering similar voltage and current biasing conditions, emulation capability is limited only to two or three technology generations where nominal supply voltages do not scale dramatically. Therefore, 45 nm PANDA is chosen as an example to emulate 22 nm (FE) and 90 nm analog circuits (BE), both of which are two generations apart from the PANDA technology node.
D. Automatic Sizing of a PANDA Cell
The digital FPGA platforms gained popularity in the design community since they facilitate rapid prototyping and design validation of digital circuits. Computer aided design (CAD) tools play a major role in the development of FPGAs as they efficiently map the design to the logic cells in FPGAs. Exhaustive search on transistor sizes for mapping the AMS design to PANDA cells can be time consuming, hence not feasible for large-scale analog emulation. The main tasks of an effective CAD tool in the PANDA methodology are (i) partitioning of the analog circuit into transistors, (ii) mapping of each transistor to PANDA cells and (iii) placement and routing of PANDA cells. The target circuit to be emulated is partitioned into analog transistors along with their bias information required for mapping.
Mapping of each analog transistor to a PANDA cell in order to match the transistor-level analog properties is an iterative process. The methodology to map a given AMS module into PANDA platform is summarized in Fig. 8 . The sizes of transistors T1, T2, and T3 in Fig. 3(b) are increased or decreased depending on whether the error in , and between the target transistor and PANDA cell is positive or negative. T1 and T2 are used to control and , whereas T3 and a preamplifier are used to match . The sizing step of the transistors is also changed adaptively from coarse to fine and vice-versa depending on the percentage of error, to achieve faster convergence without sacrificing the accuracy. When the error is high, the transistor size is changed with coarse steps for fast convergence. On the other hand, when the error is low, the transistor size is changed with fine steps to converge to a more accurate mapping. In the case of forward emulation where a preamplifier is required, sizing of M1/M2, M3/M4 shown in Fig. 5(a) is performed to match the dc bias voltages between the output and the input of the preamplifier. Following this step, M5 is sized to match and small signal characteristics. Sizing of M1/M2, M3/M4 and M5 is accomplished by using a binary search algorithm. Mapping is completed when the sum of absolute errors in , and reaches a minimum. Fig. 9 shows the examples of the automatic size matching between a 45 nm PANDA cell and a 90 nm analog transistor , and the matching between a 45 nm FE PANDA cell and a 22 nm analog transistor. The matching range for and is 80 mV and 300 mV respectively in BE Fig. 9(a) . Also, Fig. 9(b) shows that voltage matching ranges of FE are 50 mV for and 200 mV for . For FE, the matching range is usually limited by the linearity range of the pre-amplifier. The maximum mapping errors are optimally controlled ( 5% in , 10% in and ). Such matching accuracy is sufficient to reproduce dc performance for both FE and BE applications.
E. Integration of the Switch
In addition to programmable PANDA cells, programmable switches are needed to configure the cell connection, based on the original analog design topology. By utilizing a programmable metal-fuse, which enables a one-time-programmable post-silicon tuning, the challenges with the parasitics of programmable switches can be minimized [22] , [23] . In this study, the transmission gate is employed as the switch (Fig. 1) , for the sake of simplicity. However, different from a switch in a digital FPGA system where it is always linked to a high impedance node (i.e., gate input), the switch in an analog design may be required to connect two low impedance nodes, such as the source and drain of two transistors. In this condition, it may induce some voltage drop across the switch which significantly affects the dc bias conditions, small signal gain and bandwidth [2] . The solution is to size the cell transistors in the presence of the switch, as shown in Fig. 1(b) .
With the existence of the switch, the additional voltage drop is absorbed by cell transistor sizing during the emulation procedure. Following the cell configuration, there will be no additional voltage drop or performance degradation when the cells are connected. The metal wires used for routing the signals also have some resistance, however this resistance is negligible compared to the resistance of the transmission gate switch. For instance, the resistance of metal interconnects in the 45 nm node with the minimum width ranges from 5 in metal layer-1 to 3 in metal layer-5 [24] , which is too less compared to the ON resistance of transmission gate switch. The mapping error of , and depends on the size of the transmission gate switch as illustrated in Fig. 10 , which shows the total size of the mapped transistors T1, T2, and T3 for different switch resistances at 3 bias currents of 20 , 50 , and 100 . As the resistance of the switch increases, the voltage drop across the switch increases and hence the sizes of T1, T2, and T3 required for matching the , and of the target transistor increases. However the increase of these sizes leads to dramatic increase in the parasitic capacitance as shown in Fig. 10 . In this approach, switch sizes were based on meeting a matching accuracy of less than 10% for and , the boundary between the two shaded areas in Fig. 10 . The maximum size of the design that can be implemented in PANDA would also be limited by the parasitics of the programmable routing switches. It can be expected that PANDA methodology will be able to emulate circuits with several hundreds of equivalent analog transistors.
IV. PARASITICS AND AC PERFORMANCE

A. Parasitics
While the procedure detailed in previous section matches the I-V curves to the first derivatives, the impact of such a matching on parasitic capacitance needs to be evaluated for ac circuit behaviors (e.g., unity-gain frequency, slew rate, etc.). Fig. 11 illustrates the total cell parasitic capacitance during the tuning, as a variable of bias voltages and the matching error. The error in is controlled to be smaller than 1% in order to ensure the matching of dc bias conditions after all cells are connected, and the errors in and are monitored; the total cell parasitics is normalized with respect to the original transistor, i.e., the parasitic capacitance stays the same if the normalized value is one. Two matching cases are shown, one from the VCO (Section V-C) and the other from the folded-cascode operational amplifier (Op-amp, Section V-A). There are mainly two factors influencing the cell parasitics:
• Gate bias voltage: since is proportional to the product of and (1), a lower leads to smaller voltage headroom and thus, requires larger to match , which increases the parasitic capacitance. • The matching error in and : with a larger to match , is usually over-estimated ( (2) and (4)). In this case, needs to be further increased to reduce , as indicated by (4). Therefore, a higher matching accuracy requires a larger cell size and larger parasitics.
These tradeoffs can be observed in Fig. 11 . For instance, due to larger than that of the NMOS and a better tolerance of and error, the PANDA cell to match the Op-amp NMOS may have a lower parasitics than the original 90 nm one, implying the feasibility to match the ac response of the Op-amp. On the other side, the parasitics in the VCO case will increase after the matching, because of lower and tighter error control.
B. AC Performance Recovery
Matching the bias current , transconductance and output resistance for each transistor to those of the PANDA cell ensures that dc performance metrics, such as dc gain, common-mode rejection ratio , power supply rejection ratio and slew rate of the AMS units, are matched. However, ac performance of such circuits may be degraded in some cases, as parasitic capacitance at each node is hard to be evaluated and matched. Ac performance limitation can be observed especially in forward-emulation where a scaled technology transistor is emulated using a network of mature node transistors which are intrinsically slower. In order to achieve at-speed emulation (e.g. high speed input and output circuits), increasing the bias current facilitates the recovery of ac response (11) (12) (13) By increasing the bias current and transistor size by increases decreases by . The decreased results in the improvement of ac performance which is demonstrated by emulating a 5-transistor 22 nm operational transconductance amplifier (OTA) with the 45 nm PANDA as shown in Fig. 12 . The unity gain frequency is boosted from 165 MHz to 230 MHz by increasing the current by 1.4 times, but dc gain is maintained. The ac performance recovery of VCO is also discussed in the next section.
V. CIRCUIT BENCHMARKS FOR PANDA MAPPING
Several representative AMS circuits have been chosen and mapped onto the proposed platform to demonstrate PANDA approach. Specific examples include a high-gain operational amplifier (op-amp), the most fundamental block in the analog design, a sample-and-hold module (S/H); and a wide tuning range VCO. The benchmark study starts from the custom design at the 90 nm for BE emulation and at the 22 nm for FE emulation, using the Predictive Technology Model [20] . The entire design, including the bias circuit, is then decomposed into transistors, each of which is automatically mapped to a 45 nm PANDA cell as detailed in Section III. Finally these PANDA cells are connected by the switches for performance evaluation.
A. Folded-Cascode Op-Amp
The op-amp is a fundamental building block in analog integrated circuit design, ranging from dc bias circuits to high-speed amplification or filtering circuits [25] . The op-amp design continues to pose a challenge as the supply voltage and transistor channel lengths scale down with each generation of CMOS technologies. Design of the op-amp consists of determining specifications, selecting device sizes and biasing conditions, compensating the op-amp for stability, simulating and characterizing the op-amp open-loop gain , output voltage range, current sourcing/sinking capability, and power dissipation. Popular op-amp architectures include the current-mirror, folded-cascode, and the telescopic structure. Among them, the folded-cascode structure (Fig. 13) is commonly used because of its high dc gain and large unity-gain frequency. For this 90 nm circuit, as well as the S/H module, gate length (L) of 200 nm is used for high gain and circuit robustness. The 45 nm PANDA cell has and is 100 mV lower than the nominal value. Table I compares the analog properties of each op-amp transistor after the mapping. The mapping of and achieves higher accuracy than that of . The tolerance of error provides better area efficiency, as indicated in Fig. 11 , and thus, improves the matching of ac performance. Since the analog properties such as , , and of each op-amp transistor are reproduced successfully, most analog attributes of the op-amp from both 45 nm PANDA reach those of 22 and 90 nm target op-amps. The 45 nm PANDA op-amp captures the essential dc and ac characteristics.
B. Sample-and-Hold
The sample-and-hold module plays a crucial role in the design of data acquisition interfaces, particularly ADCs. S/H design is fundamentally difficult because of the tradeoff among multiple metrics, such as linearity, unity-gain frequency, large voltage swing, high drive capability, and low power dissipation [26] . Fig. 14 illustrates the structure of a fully differential S/H stage. The operation is based on the switched-capacity, with an operational transconductance amplifier (OTA) in the center to support high-speed, high-resolution ADCs [27] . Table II TABLE II  PERFORMANCE COMPARISON OF 45 presents the OTA performance after mapping to a 45 nm PANDA. The ac metrics, such as the slew rate and the settling time, match or slightly out-perform those in the original design. Fig. 15 presents the input and output of the S/H circuits between target and 45 nm PANDA. Good matching of the analog metrics of the OTA in S/H circuit between the target and PANDA circuit ensures proper matching of output transients. This guarantees the validation of the S/H operation.
C. Voltage-Controlled-Oscillator
Different from the op-amp and S/H, which mainly process analog signals, a VCO usually operates in a much wider range of operating points, and its output is autonomous. This mixed- signal unit is essential to today's microprocessor design, especially in PLL and DLL circuits [28] , [29] . Fig. 16 shows the basic structure of the VCO design, including a 4-stage differential ring oscillator and the replica feedback biasing [28] . The minimum gate length ( for the original 90 nm design and for 45 nm PANDA) is used in this example to achieve high oscillation frequency. Each delay stage contains a source coupled pair with symmetric loads. The PMOS bias voltage limits the lower bound of the output voltage swing. An external control voltage, , changes the effective load resistance, tuning the delay of the differential ring oscillator and frequency. This design achieves better delay control and high rejection to dynamic supply noise [29] .
Since the VCO operates across a wide range of , high accuracy in transistor-level matching is required to ensure correct voltage to frequency gain. The proposed PANDA approach is capable of supporting such a need, as demonstrated in Fig. 17 . tuning. The result from PANDA closely matches that of the original design and thus, promises the correct sensitivity of VCO performance to voltage tuning. On the other side, such fine matching inevitably leads to larger parasitics after the matching, as indicated in Section IV. Therefore, the oscillation frequency degrades in the PANDA circuit. Fig. 18 examines the tuning characteristic of the VCO frequency. As expected, the center frequency drops significantly after the mapping, due to the increase in parasitic capacitance, while the sensitivity to is well maintained by 45 nm PANDA. The linearity also matches that of the original 22 nm and 90 nm design. The tuning range of this VCO is defined as the range of beyond which the frequency has 10% deviation from the linear control [30] . Under this definition, a similar tuning range is realized by PANDA. VCO is an important component in high speed I/O circuits. The validation of high speed I/O circuit functionality requires that VCO be emulated at the speed of its peripheral circuits. Especially, at-speed emulation of an advanced technology transistor using a mature technology is very challenging as the intrinsic speed of a single transistor in an advanced technology node is much higher than that in a mature technology node. Moreover, a preamplifier in forward-emulation is used to boost of the transistor in mature technology, which further adds more parasitic capacitance thereby degrading the frequency of operation. However, Fig. 18 successfully demonstrates that increasing the current can recover the VCO back to its original speed while maintaining its sensitivity to control voltage. The matching ranges of the actual frequency sensitivity to control voltage are 200 mV for backward-emulation and 100 mV for forward-emulation. Table III summarizes the comprehensive evaluation of VCO performance in 45 nm PANDA. Most important metrics, especially the sensitivity to the control voltage, the tuning range and the phase noise, are well matched. This confirms PANDA as a vehicle for functionality validation.
VI. CONCLUSION
This paper presents a design methodology achieving a transistor-level programmable analog design. The proposed programmable PANDA cell consists of three scaled transistors to emulate an individual analog transistor dc and ac performance under various bias conditions. PANDA fundamentally overcomes the shortcomings of previous FPAAs, achieving transistor level granularity, convenient reconfiguration, and generic mapping of any analog design between process nodes. A systematic mapping algorithm that maps any analog transistor to the PANDA platform within 10% error is also proposed. The effectiveness in analog emulation and prototyping is demonstrated through the mapping of several representative AMS modules, including the op-amp, sample and hold stage, and VCO. The fundamental performance metrics of these circuits can be emulated and ac performance metrics such as op-amp bandwidth, VCO frequency gain that are degraded because of reconfigurability, are recovered using this approach. However, some of the random, statistical or nonlinear circuit metrics, such as noise, matching, and distortion, cannot be exactly emulated because they depend more on technology parameters and physical layout than the transistor properties ( , and ). Overall, this technique promises a novel approach toward programmable analog design, which is vitally important for design productivity and provides new opportunities to study the impact of each analog transistor on the output offset by changing the programmable width in the PANDA cell.
